Ch5 ARM Load Store Quiz ANS

1. In ARM memory, a word contains how many bits?  
   A) 8  
   B) 16  
   C) 32  
   D) 64

ANS:

1. For proper alignment, a 32-bit word must be stored at an address that is divisible by which value?  
   A) 2  
   B) 3  
   C) 4  
   D) 8

ANS:

1. In Little Endian format, where is the least significant byte of a word placed in memory?  
   A) Highest address of the word  
   B) Lowest address of the word  
   C) Middle byte of the word  
   D) Location is unspecified

ANS:

1. Which instruction loads a 32-bit word from memory into a register?  
   A) STR  
   B) LDR  
   C) LDRB  
   D) STRH

ANS:

1. Which instruction loads an unsigned byte and zero-extends it to 32 bits?  
   A) LDRSB  
   B) LDRH  
   C) LDRB  
   D) LDRSH

ANS:

1. The difference between LDRH and LDRSH is that LDRH zero-extends the halfword, while LDRSH does what?  
   A) Sign-extends the halfword  
   B) Truncates to 8 bits  
   C) Reverses byte order  
   D) Doubles the value

ANS:

1. In pre-index addressing LDR r1, [r0, #4], what happens to r0 after the load?  
   A) r0 is incremented by 4 before the load  
   B) r0 is incremented by 4 after the load  
   C) r0 remains unchanged  
   D) r0 is decremented by 4

ANS:

1. What does the exclamation mark indicate in LDR r1, [r0, #4]! ?  
   A) Post-index addressing  
   B) Pre-index with update  
   C) Syntax error  
   D) PC-relative addressing

ANS:

1. In post-index addressing LDR r1, [r0], #4, when is r0 updated?  
   A) Before the memory access  
   B) After the memory access  
   C) During the memory access  
   D) It is never updated

ANS:

1. Assume Little Endian and r0 = 0x20008000 with memory contents: [0x20008000]=0xEF, [0x20008001]=0xCD, [0x20008002]=0xAB, [0x20008003]=0x89; what does LDRH r1, [r0] load into r1?  
   A) 0x0000EFCD  
   B) 0x0000CDEF  
   C) 0x89ABCDEF  
   D) 0x000089AB

ANS:

1. What happens when you execute LDRSB r1, [r0] and the byte at the memory location has value 0xEF?

A) r1 = 0x000000EF

B) r1 = 0xFFFFFFEF

C) r1 = 0xEF000000

D) r1 = 0x0000FFEF

ANS:

1. Which store instruction writes only the low 16 bits of a register to memory?  
   A) STR  
   B) STRB  
   C) STRH  
   D) STRSH

ANS:

1. In LDR r1, [r0, r2, LSL #2], what is the effective address used?  
   A) r0 + r2  
   B) r0 + (r2 × 2)  
   C) r0 + (r2 × 4)  
   D) r0 + (r2 × 8)

ANS:

1. Which statement about register order in LDM/STM is correct?  
   A) Stored/loaded in the order listed  
   B) Lowest-numbered register uses the lowest address  
   C) Highest-numbered register uses the lowest address  
   D) Order is undefined

ANS: B

1. Which mnemonic expansion is correct for STMDB?  
   A) Store Multiple Decrement Before  
   B) Store Multiple Decrement After  
   C) Store Transfer Memory Decrement Before  
   D) Store Transfer Multiple Decrement After

ANS:

1. In post-index addressing LDR r1, [r0], #4, when is r0 updated?

A) Before the memory access

B) After the memory access

C) During the memory access

D) r0 is never updated

ANS:

1. In the instruction LDR r1, [r0, r2], what does r2 represent?

A) The destination register

B) The base register

C) The offset register

D) An immediate value

ANS:

1. What happens if an LDR pseudo-instruction’s constant cannot be encoded with MOV/MVN/MOVW?  
   A) The assembler errors out  
   B) It becomes a STR to literal pool  
   C) A PC-relative LDR from a literal pool is generated  
   D) It becomes an ADR instruction

ANS:

1. ADR is a pseudo-instruction that primarily does which of the following?  
   A) Loads an absolute 32-bit address directly  
   B) Loads a program-relative address into a register  
   C) Stores a register into memory  
   D) Performs an arithmetic add on two registers

ANS:

1. On Cortex-M, what is the default endianness and configurability mentioned in the slides?  
   A) Big Endian only, fixed  
   B) Little Endian by default, can be configured to Big Endian  
   C) Mixed Endian, configurable  
   D) Big Endian by default, can be configured to Little Endian

ANS: